

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/703,430	10/31/2000	James B. Cho	TI-30961	2977	
23494 75	590 03/08/2005	EXAMINER			
TEXAS INST	RUMENTS INCORI	DUONG, FRANK			
P O BOX 6554		ART UNIT	PAPER NUMBER		
DALLAS, TX	75265	ART UNIT	FAFER NUMBER		
			2666		

DATE MAILED: 03/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application No.		Applicant(s)					
		09/703,430)	CHO ET AL.	%				
		Examiner		Art Unit					
			Frank Duo		2666				
The M Period for Reply	IAILING DATE of this commun /	ication app	ears on the	cover sheet with the o	correspondence ad	ldress			
THE MAILING - Extensions of tin after SIX (6) MC - If the period for - If NO period for - Failure to reply Any reply receive	ED STATUTORY PERIOD F- G DATE OF THIS COMMUNI me may be available under the provisions DNTHS from the mailing date of this comm reply specified above is less than thirty (3 reply is specified above, the maximum sta within the set or extended period for reply yed by the Office later than three months a erm adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.13 nunication. 0) days, a reply atutory period w will, by statute,	36(a). In no ever within the statutill apply and will cause the applic	ort, however, may a reply be tire ory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	mely filed ys will be considered timel the mailing date of this c ED (35 U.S.C. § 133).				
Status									
1)⊠ Respor	nsive to communication(s) file	ed on <u>25 Oc</u>	ctober 2004						
2a)⊠ This ac	∑ This action is FINAL. 2b) This action is non-final.								
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition of C	laims								
 4) Claim(s) 1-30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-30 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 									
Application Pap	ers								
9)∏ The spe	ecification is objected to by the	e Examiner	r.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
	ement drawing sheet(s) including h or declaration is objected to		-	*	<u>-</u>	` '			
Priority under 3	5 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
Attachment(s)	<u></u>								
 Notice of Refer Notice of Drafts 	rences Cited (PTO-892) sperson's Patent Drawing Review (P	TO-948)	•	4) Interview Summary Paper No(s)/Mail Da					
	sclosure Statement(s) (PTO-1449 or			5) Notice of Informal F 6) Other:		O-152)			

Application/Control Number: 09/703,430 Page 2

Art Unit: 2666

DETAILED ACTION

1. This Office Action is a response to communications dated 10/25/04. Claims 1-30 are pending in the application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Stephenson, Jr. et al (USP 5,081,654) (hereinafter "Stephenson").

Regarding **claim 1**, in accordance with Stephenson reference entirety, Stephenson discloses a bit rate detection circuit (Fig. 3), comprising:

a plurality of shift registers (24, 25, 25', 28, 28', 28", 32 and 34) adapted to serially shift in bits of data (22) having a data frequency (col. 5, lines 28; 55.52 Mbps) from a first transceiver (not shown; inherent depicted as source of signal 22 in Fig. 3), said shift registers being clocked at a first predetermined rate (col. 5, lines 59-62); and

logic circuit ((25, 25', 28 and 28') and (32, 34 and 40)) responsively coupled to (DATA#1, DATA#2, DATA#3) said shift registers (24) providing an output signal (*Fig. 3;* output of 40 or Fig. 4; 49) indicative of the data frequency (STS-3).

Regarding **claim 2**, in addition to features recited in base claim 1 (see rationales discussed above), Stephenson further discloses wherein said first predetermined rate is

the highest possible data rate that the incoming data frequency can be (col. 5, lines 66-68).

Regarding claim 3, in addition to features recited in base claim 1 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry is coupled to node (32 and 34) defines between said shift registers (24) (see Fig. 3 for details of connections).

Regarding claim 4, in addition to features recited in base claim 3 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry comprises a first logic set (Fig. 4; A 1 Detectors 32) and a second logic set (Fig. 4; A2 Detectors 34) each providing an output signal (Fig. 4; 37 and 43), said first logic set being coupled to a first set of said nodes between said shift registers, and said second logic set being coupled to a second set of said nodes between said shift registers (see Fig. 4 for details of connections).

Regarding claim 5, in addition to features recited in base claim 4 (see rationales discussed above), Stephenson further discloses wherein said first logic set (32) determines if said incoming data frequency is a first predetermined frequency (A1 byte). and said second logic set (34) determines if said incoming data frequency is a second predetermined frequency (A2) being less than said first predetermined frequency (co/. 9, lines 45-46 and thereinafter.

Regarding claim 6, in addition to features recited in bas: claim 5 (see rationales discussed above), Stephenson further discloses wherein said first predetermined

frequency (STS-3) is a multiple of said second predetermined frequency (STS-I) (c6l. 5, lines 26-29).

Regarding **claim 7**, in addition to features recited in base claim 4 (see rationales discussed above), Stephenson further discloses output logic circuitry (40) responsively coupled to said first logic set (32) and said second logic set (34), said output logic circuitry (40) providing said output signal (49) indicative of the data frequency (co/. 7, line 41 to col. 8, line 4).

Regarding **claim 8**, in addition to features recited in base claim 4 (see rationales discussed above), Stephenson further discloses a third logic set (Fig. 5; 48) coupled to a third set of said nodes (Fig. 5; 39 and 47) being different than said first and second sets of nodes (see Fig. 5 for details of connections).

Regarding **claim 9**, in addition to features recited in base claim 8 (see rationales discussed above), Stephenson further discloses wherein said third logic set (48) determines if said incoming data frequency is a third predetermined frequency being less than said second predetermined frequency (co/. 7, lines 54-59).

Regarding **claim 10**, in addition to features recited in base claim 9 (see rationales discussed above), Stephenson further discloses wherein said first predetermined frequency is in multiple of said third predetermined frequency (col. 7, line 41 to col. 8, line 4).

Regarding **claim 11**, in addition to features recited in base claim 10 (see rationales discussed above), Stephenson further discloses wherein said third

predetermined frequency is also a multiple of said second predetermined frequency (col. 7, line 41 to col. 8, line 4).

Regarding claim 12, in addition to features recited in base claim 1 (see rationales discussed above), Stephenson further discloses a communications transceiver module responsively coupled to said logic circuitry output signal and adapted to transmit data back to said first transceiver at said incoming data frequency (not shown; Stephenson's reference only shows the receiving side of the SONET transceiver. However, it is inherent there is transmitting side of the SONET transceiver accompanying the transceiver to encompass the claimed Imitation).

Regarding **claim 13**, in addition to features recited in base claim 1 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry includes a single clock operating at a first frequency (Fig. 3; 39MHz).

Regarding **claim 14**, in addition to features recited in base claim 1 (see rationales discussed above), Stephenson further discloses wherein said logic circuit provides said output signal (DATA#I, DATA#Z and DATA#3) as a function of framing data (A1 and A2) clocked into said shift registers (24, 25, 25', 28, 28', 28" 32 and 34)).

Regarding **claim 15**, in addition to features recited in base claim 14 (see rationales discussed above), Stephenson further discloses wherein said framing data is A1 and K SONET framing bytes (Fig. 2 and col. 4, lines 22-28).

Regarding **claim 16**, in accordance with Stephenson reference entirety,

Stephenson discloses a data transceiver (Figs. 3-4, col. 5, line 55 to col. 10, line 2),

comprising: a data receiver circuit (not shown; inherent as depicted in Fig. 3 as source

of signal 22); logic circuitry (Fig. 3,. 24, 25, 25', 28, 28', 28", 32, 34 and 40) responsively coupled to said receiver circuit determining a data rate of data received by said data receiver, said logic circuit including and operating off a single clock operating at a first predetermined frequency (39 MHz)', and a data transmitter (Fig. 3; 36) responsively coupled to said logic circuitry and adapted to transmit data at a data rate as a function of said output signal (38) (see Figure 3 for connections).

Regarding **claim 17**, in addition to features recited in base claim 16 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry comprises:

a plurality of shift registers (24) adapted to serially shift in data having a data frequency from a first transceiver (not shown; source of signal 22) (co/. 5, lines 55-66), said shift registers being clocked at a first predetermined rate (155.52 Mbps) (co/. 5, lines 26-29), and logic circuitry (25) responsively coupled to said shift registers (24) providing an output signal (output at 25, 25' and 25") indicative of the incoming data frequency (co/. 5, lines 65-66).

Regarding **claim 18**, in addition to features recited in base claim 17 (see rationales discussed above), Stephenson further discloses wherein said first predetermined rate is the highest possible data rate that the incoming data frequency can be (col. 5, lines 66-68).

Regarding **claim 19**, in addition to features recited in base claim 17 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry is

coupled to nodes defined between said shift registers (see Fig. 3 for details of connections).

Regarding claim 20, in addition to features recited in base claim 19 (see rationales discussed above), Stephenson further discloses wherein said logic circuitry comprises a first logic set (Fig. 4; 32) and a second logic set (Fig. 4; 34) each providing an output signal (Fig. 4; 37 and 43), said first logic set (32) being coupled to a first set of said nodes (28' and 28") defined between said shift registers (24), and said second logic set (34) being coupled to a second set of said nodes (28 and 28') defined between said shift registers (24) (see Fig. 4 for detail connections).

Regarding claim 21, in accordance with Stephenson reference entirety, Stephenson discloses a method of detecting a bit-rate of data (Figs. 3-4, col. 5, line 55) to col. 10, line 23) incoming to a receiver (not shown; inherent as source as signal 22). comprising the steps of: a) clocking said incoming bit data (22) at a first frequency into a plurality of shift registers (24, 25, 25', 28, 28', 28" 32 and 34) having a node (Fig. 3; DATA #1 connected to 34 and DATA#Z and DATA#3 connected to 32) between each said shift register (24, 25, 251, 28, 28', 28" 32 and 34); and b) analyzing (32 and 34) data at a plurality of said nodes to determine the bit-rate of said incoming bit data (col. 6, lines 24-36 and thereinafter).

Regarding claim 22, in addition to features recited in base claim 21 (see rationales discussed above), Stephenson further discloses wherein said first frequency is the maximum possible data bit-rate of said incoming bit data (co/. 5, lines 66-68).

Regarding claim 23, in addition to features recited in base claim 22 (see

rationales discussed above), Stephenson further discloses wherein logic circuitry (20) analyzes said bit data, said logic circuitry (20) having a first logic set (32) coupled to a first set of said nodes (28' and 28") determining if said data bit-rate could be a first data rate (F6 detector), and a second logic set (34) coupled to a second set of said nodes (28 and 28') determining if said data bit-rate could be a second data rate being less than said first data rate (col. 6, line 24 to col. 7, line 41, Stephenson discusses the functions of A1 and A2 detectors 32 and 34).

Regarding **claim 24**, in addition to features recited in base claim 23 (see rationales discussed above), Stephenson further discloses wherein said first data rate is said first frequency (STS-3), and said first data rate is also a multiple of said second data rate (STS-1) (col. 5, lines 26-29).

Regarding **claim 25**, in addition to features recited in base claim 21 (see rationales discussed above), Stephenson further discloses responsively transmitting data from a transmitter (Fig. 3., 36) at a data rate being said determined incoming data bit-rate (co/. 7, line 60 to col. 8, line 4).

Regarding **claim 26**, in addition to features recited in base claim 21 (see rationales discussed above), Stephenson further discloses wherein frame data is said analyzed data in said step b) (co/. 6, lines 24-36 and thereinafter).

Regarding **claim 27**, in addition to features recited in base claim 26 (see rationales discussed above), Stephenson further discloses where in said frame data is a A1 and A2 SONET framing byte (co/. 6, lines 24-36 and thereinafter).

Regarding **claim 28**, in accordance with Stephenson reference entirety, Stephenson discloses a bit-rate detection circuit (Figs. 3-4 and col. 4, line 49 to col. 10, line 2), comprising: a plurality of shift registers (Fig. 3; 25, 25', 28, 28', 28") adapted to shift in bits of data having a data rate in parallel from a first transceiver (24), said shift registers being clocked at a predetermined clock rate (39) (co/. 6, lines 9-65); and a plurality of shift registers providing an logic circuitry (32 and 34) responsively coupled to said output signal (Fig. 4; 49) indicative of the data rate (œ/. 7, line 60 to co/. 8, line 4).

Regarding **claim 29**, in addition to features recited in base claim 28 (see rationales discussed above), Stephenson further discloses wherein said clock rate (39 MHz) is less than the maximum data rate (155.52 Mbps) (co/. 5, line 55 to col. 6, line 84).

Regarding **claim 30**, in addition to features recited in base claim 29 (see rationales discussed above), Stephenson further discloses wherein said data rate is a multiple of said clock rate (co/. 5, line 55 to col. 6, line 8).

Response to Arguments

4. Applicant's arguments filed 10/25/04 have been fully considered but they are not persuasive. Applicants' arguments will be addressed hereinbelow in the order in which they appear in the response filed 10/25/04.

In the Remarks of the outstanding response, on page 9, pertaining the rejection of claims 1-30 under 35 U.S.C. § 102(b) as being anticipated by Stephenson, Jr. et al patent, Applicant argue "Independent Claim 1 recites a bit-rate detection circuit

including logic circuitry responsively coupled to shift registers providing an output signal indicative of data frequency of data serially shifted into the shift registers. Independent Claim 16 recites a data transceiver including logic circuitry responsively coupled to a receiver circuit determining a data rate of data received by the data receiver.

Independent Claim 21 recites a method of detecting a bit-rate of data incoming to a receiver including the step of analyzing data at a plurality of nodes between a plurality of shift registers to determine the bit rate of the incoming data. Independent Claim 28 recites a bit-rate detection circuit including logic circuitry responsively coupled to a plurality of shift registers providing an output indicative of the data rate. Common to all of the independent claims is an element or step for determining a bit rate or data rate".

In response Examiner respectfully disagrees and asserts, in the present condition, the claimed inventions are anticipated by Stephenson, Jr. et al patent as clearly pointed out in the Office Action. Let's visit Stephenson, Jr. et al. patent, Figs. 3-4 and col. 6, line 9 and thereinafter, wherein Stephenson discloses shift registers (24, 25, 25', 28, 28', 28", 32 and 34) adapted to serially shift in bits of data (signal 22) having a data frequency (155.52Mbps) from a first transceiver (not shown; inherent because of signal source of signal 22), said shift registers being clock at a first predetermined rate (clock 39 MHz depicted at block 25); and logic circuitry ((25, 25', 28 and 28') and (32, 34 and 40)) responsively coupled to said shift registers (see Fig. 3 for the connections) providing an output signal (the output signal selector 40) indicative of the data frequency (STS-3 as the output of Data Selector 36). Contradistinction to the Applicants' argument, there is no such language of "an element or step for determining a bit rate or

Page 11

data rate" in the claimed invention of claims 1-16 and 28-30. The claims just broadly call for "a circuit" comprising "a plurality of shift register ... clocked at a first predetermined rate; and logic circuitry responsively coupled to said shift registers providing an output signal indicative of the data frequency". Stephenson, Jr. et al patent discloses just that. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "an element or step for determining a bit rate or data rate") are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). The claimed invention of claims 16-20 does have the disputed limitation of "logic circuitry responsively coupled to said receiver circuit determining a data rate received by said data receiver". However, in the present condition, there is no telling whether "determining a data rate" is a functionality of the "logic circuitry" or the "data receiver". For the shake of argument, let's say the "logic circuitry determines a data rate receives by said data receiver", Stephenson, Jr. et al, as clearly pointed out in the Office Action, discloses just that. At col. 5, line 55 and thereinafter, Stephenson, Jr. et al discloses the implementation of the parallel synchronization circuit to determine a three channel SONET standard (STS-3) (corresponding to "determining a data rate") by finding the occurrence of the adjacent framing bytes A1-2, A1-3 and A2-1. As for the argument pertaining claims 21-27, same rationales discussed above pertaining the rejection of claims 16-20 serves as Examiner's response. Perhaps the Applicants should further

amend the claims to includes data bit-rates of 2.488 Gb/s, 1.244 Gb/s and .622 Gb/s to better reflect the disclosed invention and further distinguish the claimed invention from that disclosed by Stephenson, Jr. et al or the existing prior art.

Examiner believes an earnest attempt has been made in addressing all of the Applicants' argument. Due to the amendment fails to place the instant application in a favorable condition for allowance and the Stephenson, Jr. et al patent still clearly anticipates, the rejection is maintained.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Frank Duong whose telephone number is 571-272-3164. The examiner can normally be reached on 7:00AM-3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Seema S. Rao can be reached on 571-272-3174. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Frank Duong Primary Examiner Art Unit 2666

February 28, 2005